Abstract-
INTRODUCTION
As more and more renewable energy resources, energy storage systems, wired and wireless charging, variable speed washers and dryers are being adopted; more grid-connected power conversion systems are being introduced into buildings. Some of these components used in these systems are redundant, resulting in increased cost of the equipment and reduced efficiency. These loads and sources are not typically from the same vendors (or using the same communication protocols), and thus it is difficult for an energy management system to efficiently manage the building power demand and generation. Moreover, the firmware installed on the power conversion hardware is usually installed once and upgrade is difficult and costly if at all possible.
Today, each inverter manufacturer builds inverters typically for one application. This approach does not allow integration inverters for different applications using some common components to save cost. There is an effort from the Institute of Electrical and Electronics Engineers (IEEE) to redefine power conversion systems for buildings but it is in its infancy right now [1] . FREEDM Center at NC State University is looking into a similar concept focusing mostly on the renewable integration and microgrids using AC coupling with solid-state transformers [2] . In addition, the challenge of managing the load uncertainty is a growing concern among utilities [3] - [6] . Currently many distribution utilities operate on different levels of dispatch (5 minute, 15 minute, and hourly), and a key challenge is to ensure that during this interval the production or consumption does not vary significantly from the expected value. The risk of uncontrolled fluctuations increases with increased load-point uncertainty. With the goal of improving the transient voltage stability under various grid/load conditions, a novel universal power electronics regulator (UPER) based energy router concept is proposed, as shown in Fig. 1 . In the proposed solution, the utility grid, building loads, and renewable resources are decoupled by the common DC bus of the energy router, and the power flow among them is actively controlled by their corresponding universal power electronics regulators. Since there is only one This manuscript has been authored by UT-Battelle, LLC, under contract DE-AC05-00OR22725 with the US Department of Energy (DOE). The US government retains and the publisher, by accepting the article for publication, acknowledges that the US government retains a nonexclusive, paid-up, irrevocable, worldwide license to publish or reproduce the published form of this manuscript, or allow others to do so, for US government purposes. DOE will provide public access to these results of federally sponsored research in accordance with the DOE Public Access Plan (http://energy.gov/downloads/doe-public-access-plan).. access to the utility grid through a UPER, the negative interactive influence among multiple power electronics interfaces on islanding detection can be effectively eliminate. The proposed UPER with an embedded smart power dispatch algorithm enables autonomous power flow control from various intermittent renewable resources to uncertain building loads, such that the unbalanced power and transient voltage fluctuation can be minimized under both grid-tied and islanding operation modes.
This paper focus on the design and hardware development of a 5-kW SiC based universal power electronics regulator employing dual active bridge based bidirectional isolated DC-DC converter. Section II firstly introduce the system configuration and specification specifically targeting at residential and small commercial buildings. Then the design criterions and procedure will be illustrated, involving the selection of switching frequency, power electronics semiconductor, dc link capacitance and the design of planar transformer.
II. UPER CONFIGURATION AND SPECIFICATION

A. UPER Configuration
Galvanic isolation is recommended for energy sources and storage systems connected to the utility due to safety concerns [7] . Fig. 2 presents the electrical diagram of a Universal Power Electronics Regulator consisting of two full-bridge pulse-widthmodulated (PWM) converters and dual active bridge (DAB) based bidirectional isolated DC-DC converter. It is noted that the full-bridge converter can be flexibly configurated into single-phase converter or interleaved buck-boost converter depending upon required operation conditions, such as source/load option and energy source type (DC or AC), as well as power flow direction (usually referring to energy storage system). DAB is selected as the isolated DC-DC stage because of its zero-voltage-switching (ZVS) capability, intrinsic modularity and symmetry for bi-directional operation, and absence of bulky dc inductors. Even this topology was proposed in previous literature [8] - [11] , a universal, modular and systematic design is still missing especially for residential application as the various energy source and load types and their specification need to be systematically considered. For example, the input/output inductor at two ends were usually designed as a single inductor. However, in UPER as shown in Fig. 3 , two split inductors are installed at both terminals to keep the maximum flexibility and generality. This section will summarize the typical distributed generations and loads employed in residential and small commercial buildings, including their voltage rating, power rating and any other specification. Therefore, renewable energy resources, energy storage systems, wired and wireless charging and various home appliances can be inter-connected by the means of the proposed UPERs.
B. Energy Resources and Loads in Buildings
Rooftop PV is the most popular renewable energy resource to provide homeowners or small business owners with a sustainable and decentralized energy supply without sacrificing comfort and convenience and suffering from rising electricity bills. The rated Maximum Power Point Tracking (MPPT) voltage of rooftop PV panels usually range from 165 V to 530 V DC at the order of several kW of power rating, with an absolute maximum voltage below 600 V [12] , [13] .
Cost-effective energy storage systems for property owners are also needed to support the rapid integration of rooftop PV. Lead acid batteries, as a tested technology, has been used in offgrid energy storage systems for decades due to the availability and affordability. Their typical rated voltage is 48 V in the home storage sector, which requires another DC-DC converter to interface with the common DC bus with a higher voltage rating. Lithium ion batteries with higher depth of discharge (DoD) and longer lifespan are preferred recently to be deployed in smallscale energy storage systems. Several industry-leading highvoltage batteries, such as LG Chem RESU10H or RESU7H, have been released recently, with a voltage range from 350 to 550 V.
To accommodate the rated ac voltage for both grid and common loads connection (208 V RMS AC for single phase connection and 240 V RMS AC for split phase connection), a minimum DC bus voltage V dc_min is required as determined in (1) .
Note that Vg_max is the maximum grid voltage magnitude considering +10% overvoltage in extreme conditions, M is the modulation index utilized in the single-phase PWM converter. Assuming a typical modulation index of 0.85, the calculated minimum DC bus voltage is 439.2 V. 
C. UPER Specifications
Based on energy source and load specifications summarized before, dc buses at two sides referring to DAB stage must be greater than rated MPPT voltage of rooftop PV, high-voltage batteries voltage, and the minimum bus voltage required for the grid-tied functionality. Consequently, nominal 500 V dc buses are chosen for both sides. Another merit of adopting high voltage dc bus is to reduce rated current at the same power rating to increase the whole UPER efficiency. For DAB DC-DC stage, single-phase-shifted modulation (SPS) is implemented to simplify the control complexity of UPER. The idealized transformer voltage and current waveforms are demonstrated in Fig. 6 . D denotes the phase-shifted ratio while DT is defined as the phase-shift in time domain between primary voltage Vp and secondary voltage Vs, where T is the switching period. It is noted that Ls includes the leakage inductor of isolated high frequency operated transformers, the external inductors symmetrically installed at both primary and secondary side, and the parasitic inductance of PCB traces connecting transformers and full bridges. As disclosed in [14] - [16] , DAB converter has an optimal operating point where the transformer turns ratio is equal to the voltage ratio between two sides, because of the achievement of full control range under soft switching. Moreover, keeping turns ratio at 1:1 also gives a symmetric magnetic component structure for UPER to guarantee its universal design. Hence, the specifications of UPER has been outlined in Table I . 
III. 5-KW, 600-V UPER DESIGN AND DEVELOPMENT
A. DC Bus Capacitor
UPER is required to interface a building electrical outlet at either side. To fulfill the power factor correction requirement, the ac input voltage and current should be sinusoidal and in phase with each other, leading to an input power pulsates at two times the line frequency [17] . The sizing criterion of dc bus capacitor for active rectifier or PFC is generally determined by this second order harmonic ripple power rather than the switching frequency current ripple generated by converters. The desired minimum capacitance for a single-phase ac-dc converter can be derived as:
Where Vac_RMS, Iac_RMS are the RMS values of grid voltage and current, respectively, ω is the line frequency in rad/s, Vdc is the average dc link voltage, and ΔVdc is the required peak-to-peak value of the dc link voltage ripple. Considering a 3-kW, 240-V AC input UPER and 5% ripple of 500-V dc bus voltage, the resultant minimum dc bus capacitance is 636.6 uF. Although, electrolytic capacitors have high capacitance, high power density. The drawbacks of low lifespan and limited voltage rating prevent them from being employed in this building application, due to high reliability and long-term operation requirement. Instead, film capacitors are utilized to avoid series connection of electrolytic capacitors and provide higher switching frequency current ripple capability for DAB.
B. High Frequency Planar Transformer for DAB
As explained in Section II, a transformer turns ratio of 1:1 is applied for DAB transformer to obtain full range ZVS and symmetric structure. The planar transformer is operated at a switching frequency of 50 kHz, a ferrite material grade 3F3 is selected due to the relatively low power loss density at this specific frequency range compared to any other ferrite material grades (3C85 and 3F4). Power Losses in ferrites are measured as a function of frequency fsw in Hz, peak flux density Bmax in T and operating temperature Top in °C. Core loss density Pcore in mW/cm 3 can be approximated by the following formula:
In which coefficients Cm, x, y, ct0, ct1 and ct2 can be obtained by curve fitting of the power loss data provided on manufactures' datasheets. An empirical relationship has been found for planar E transformers between the maximum core loss density Pcore_max of a planar transformer, the allowed temperature rise ΔT and the effective magnetic volume Ve in cm 3 of the utilized ferrite core. It can be expressed as:
Assuming a temperature rise of 65 °C on the top of room temperature and an E-E64 magnetic core combination, the maximum core loss density of 150 mT is selected.
C. SiC MOSFET Characterization
SOT packaged Si and SiC MOSFETs have significant merits of low package inductance, optimized thermal performance with Aluminum Nitride (AlN) substrates and typically up to 3 kV isolation from device to heatsink which enables better and easier mounting compared to TO package. Besides, a kelvin source connection helps to separate the power loop and the gate loop, dramatically eliminate the interference between these two loops and reduce the switching loss at turn-on and turn-off transients. These outstanding features eventually lead to lower energy loss, better thermal performance, smaller converter footprint and higher power density.
SiC MOSFET module IXFN70N120SK with a SOT-227 packaging is picked for the implementation of high frequency isolated DC-DC stage. It does not employ an anti-parallel diode with the MOSFET, thus it has to use the body diode of MOSFET to freewheel the current especially during dead times. The forward characteristics of intrinsic body diode and the third quadrant characteristics of SiC MOSFET are evaluated respectively by Tektronix curve tracer 371B, whose results are demonstrated in Fig. 4 and Fig. 5 . To mitigate crosstalk phenomenon induced by dv/dt, negative gate driving voltage is usually adopted to guarantee safe operation of power devices. Accordingly, the forward characteristics of intrinsic body diode is measured with zero or negative gate bias. The threshold voltage increases, and on-state resistance reduces, with a higher negative gate bias. In contrast, when raising positive gate driving voltage, electron density in the inversion layer in conducting channel gets higher, leading to a smaller on-state resistance similar to the conduction manner in the first quadrant. From these figures, it can be seen that the voltage drop on the intrinsic body diode will be much higher than that of SiC MOSFET (3.92 V compared to 0.5 V@20 A). Therefore, the selection of dead time must be carefully treated in UPER design, which will be further discussed in the experimental results. Switching energy of the selected 1200-V SiC MOSFET was provided by the preliminary datasheet. Turn-on loss is dramatically higher than turn-off loss and reverse recovery loss of intrinsic diode at any given load current. Besides, turn-on loss keeps increasing with higher junction temperature, while turnoff loss maintains at the same level. Thus, the merit of ZVS turnon offered by DAB can further reduce the switching energy for primary and secondary switches. It is generally achieved by fully discharging the output capacitance of the corresponding switch by external energy storage components and forcing the anti-parallel diode or body diode to freewheel the current and clamp the voltage across the switch. The resonant between the inductor and the output capacitances of switches defines primary and secondary ZVS boundaries by the given equations:
Where Ip, Is, Vp and Vs are the switched instantaneous currents and voltages of primary and secondary side, respectively. Coss is the device output capacitance, which is a nonlinear and DC voltage dependent variable. The preliminary datasheet only gives this output capacitance at 1000-V DC voltage bias instead of a Capacitance versus Drain-to-Source Voltage chart, so the output capacitance characterization becomes necessary for ZVS boundary prediction and dead-time selection. A half-bridge configuration is proposed here to characterize the equivalent output capacitance for the singledevice module. One inductive load connects across the lower device of a half-bridge. The upper and bottom devices are driven with 49% duty cycle, complementary PWMs with the remaining 1% as the dead-time. A characterization waveform, shown in Fig. 7 , is obtained at 400-V DC voltage bias. As can be observed, the inductor current almost maintains constant during the discharging transition. The total charge provided by the inductor and the equivalent output capacitance can be calculated by: 
D. Universal and Modular Power Cell and Plug-and-Play
Gate Driver Design Due to the symmetric structure of UPER, both power stage and gate driver can be designed universally and modular. In the proposed implementation, each UPER is composed of two universal power cells, four identical gate drivers and an isolated high frequency operating planar transformer, as demonstrated in Fig. 6 . Every universal power cell consists of two full bridges, while every gate driver card provides isolated power and gate drive signals to one full bridge. Increased availability and reliability have been enabled by these three degrees of modular nature of UPERs, which can help to simply the following maintenance and drive down the entire system cost. In order to effectively eliminate parasitic power loop inductance for full bridges, every two modules are configured into a half-bridge pair and placed as close as possible to shrink the power loop size of the half-bridge configuration. Beside that, a laminated PCB based bus-bar has also been implemented to make connections between full bridges and dc link capacitors. As mentioned before, the adopted SiC MOSFET module is designed with an additional kelvin source connection. So only the power source of the lower device in a half bridge is tied to the bus-bar to allows separating the path of the power from that of the driving signal. The detail layout of the modular power cell is illustrated in Fig. 8 , in which labels D, G, S and KS represents drain, gate, power source and kelvin source respectively.
The plug-and-play gate driver connects to power modules through vertical headers to minimize the length of gate loops and prevent unwanted electromagnetic interference from the power loop. A dedicated layout of gate driver without any overlapped traces and ground planes between primary and secondary sides provides a minimized isolation capacitance, leading to less possibility of coupling common mode noise during high dv/dt switching transient (>100 V/ns).
IV. UPER PROTOTYPE VERIFICATION
Basically, main power stage of UPER has four sets of full bridge converters. These full-bridge converters can be flexibly and separately configurated into single-phase converter, DAB converter or interleaved buck-boost converter depending upon required operation conditions as explained before. Therefore, intense experiments are required to fully evaluate the overall performance of the proposed UPER. In this section, only buck operation and isolated DAB stage are selected to present due to space limit.
The overall test setup layout for all these three types of operations is shown in Fig. 9 . There are two thermal couplers installed on the heatsink underneath certain power modules to provide real time monitoring of heatsink temperature. 
A. Buck Operation Verification
Before fabricating the whole UPER, each half-bridge pair was evaluated as a buck converter to verify its continuous power operation performance. The upper and lower SiC MOSFETs are set to switch complementarily to operate at synchronous rectification (SR) condition to avoid the significant forward voltage drop of intrinsic body diode. The LC filter is composed of an inductor of 0.08 mH and a capacitor of 100 μF with an equivalent resistive load of around 22.8 Ω. The buck converter is operated at a 500-V input DC bus voltage and 50% duty cycle. Fig. 10 illustrates the continuous operating waveforms and power analyzer measurement results with 50 kHz switching frequency. As can be observed in experimental waveforms, the average inductor current is around 12 A with a relatively high current ripple of 16A. Once the inductor current goes negative, a ZVS turn-on or partially ZVS turn-on of the upper switch can be guaranteed, which reduce the switching loss of the upper switch. Furthermore, the turn-on transient of the lower MOSFET is always ZVS as intrinsic body diode always automatically freewheels the load current during dead time and clamps MOSFET drain-to-source voltage before turning on lower MOSFET. In such case, the switching losses of the phaseleg only include the turn-off losses of both SiC MOSFETs. According to the measurement results from the power analyzer, the input power is 2.795 kW, and the output power is 2.744 kW. The overall efficiency of the buck converter at 50 kHz is 98.19%. 
B. Isolated DAB Stage Verification
The isolated DAB stage has been assembled after the buck operation verification of primary and secondary full bridges. As observed in Fig. 6 , two power cells are stacked on the top of each other to form primary and secondary windings of the isolated high frequency operating planar transformer. Then two sets of E-E64 magnetic core are inserted into the slots designed on the PCB and stabilized by tighteners. The measured effective inductance of the commutation inductor for power transfer is 13.5 uH, including the leakage inductor of isolated high frequency operated transformers, the external inductors symmetrically installed at both primary and secondary side, and the parasitic inductance of PCB traces connecting transformers and full bridges.
The continuous verification of isolated DAB stage within UPER is still on-going. It is under test at 200 V input, 200 V output, 1.6 kW transferred power and 50 kHz switching frequency. The corresponding experimental waveforms are shown in Fig. 11 . As DAB DC-DC stage is running at the optimal operating point where the transformer turns ratio is equal to the voltage ratio between two sides, so the commutation inductor almost keeps constant during the energy transfer period, leading to a minimized RMS current flowing through the commutation inductor and isolated transformers. 
C. New Voltage Polarity Reversal Phenomenon Discussion
The proper dead-time configuration determines whether the phase-leg can switch safely without experiencing any shootthrough. It also has huge influence on the switching performance of the DAB converter. This so-called dead-band effect was extensively discussed by several papers [18] - [20] . However, the observed phenomenon in experiments is not exactly the same as the description illustrated in [18] , especially for voltage polarity reversal. The dead-time and phase shift time are set at 1 us and 1.4 us intentionally to create voltage polarity reversal phenomenon. By zooming in the displayed experimental results, the detailed voltage polarity reversal transient of the DAB stage can be clearly seen in Fig. 12 . There is an obvious voltage polarity reversal after the current zero-crossing of the commutation inductor, as indicated by cursors. Unlike reported in previous literature that both primary and secondary bridges stop working, the operation mode, maintaining the inductor current at zero. Instead, a small current with reverse direction charges output capacitances of corresponding SiC MOSFETs to DC bus voltage and forward bias their intrinsic body diode. The detailed analysis of this newly discovered voltage polarity reversal transient will be explored in a further work.
V. CONCLUSION
This paper presented a modular and scalable universal power electronics regulator (UPER) specifically targeting at residential and small commercial buildings based on SiC MOSFET modules. After carefully investigating the typical distributed generations and loads employed in residential and small commercial buildings, a detailed specification was outlined to accommodate mainstream requirements of building application, with common DC bus voltage of 500 V and power rating of 3 kW. The static and dynamic characterization of the utilized SiC MOSFET have been conducted to provide additional and required information missing from the preliminary datasheet for the UPER design. The dedicated universal power cell and Plugand-Play gate driver performs reliable continuous operation even exposed to an extreme fast switching speed (around 100 V/ns). The continuous test of buck mode verified the UPER hardware development at 50 kHz with an overall efficiency of 98.19%. A new voltage polarity reversal phenomenon was also discovered in the verification of the isolated DAB stage with planar transformers.
